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ABSTRACT

An abstract of the thesis of Sida Zhou for the Master of Science in Electrical and
Computer Engineering presented August 29, 1995.

Title: MOBILITY MODELING AND SIMULATION OF SOI Si1-xGex p-MOSFET

With increasing demand for complex and faster circuits, CMOS technologies
are progressing towards the deep-submicron level. Process complexity increases
dramatically, and costly techniques are to be developed to create dense field isolation
and shallow junctions. Silicon-On-Insulator (SOI) may solve some of these problems.
On the other hand, strained Si 1_xGex layers have been successfully grown on Si
substrates and demonstrated much higher hole mobility than bulk Si. This can
be used to build high-mobility p-MOSFET with a buried Si 1_xGex channel. A
high mobility p-MOSFET would improve both the circuit speed and the level of
integration.
The purpose of the present study was to model and simulate the effective mobility

(µeff) of SOI Si 1-xGex p-MOSFET, and to investigate the suitability of local mobility models provided by simulator MEDICI for studying SOI Si 1_xGex p-MOSFET.
The simulation is performed by using the two-dimensional device simulation program (MEDICI). The design parameters, such as Si-cap thickness, Ge profile and
back-gate bias, were also investigated.
A long channel (6µ) and a short channel (0.25µ) SOI and bulk Si 1_xGex p-
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MOSFET were used for the study. Simulation reveals good effective mobility µeff
match with experimental results if Si Ge channel of p-MOSFET can simply be treated
like a bulk silicon with mobility 250cm2 /Vs. Mobility models provided by MEDICI
are two types: a) mobility model (SRFMOB2) that is dependent on transverse
electric field only at Si/ Si02 interface, which means that the effective mobility is a
function of grid spacing at Si/ Si02 interface, and b) mobility models (PRPMOB,
LSMMOB and HPMOB) that are dependent on transverse electric field anywhere
in the device. PRPMOB and LSMMOB produce very good µef f and are insensitive
to the grid spacing. HP MOB gives slight over estimation of effective mobility µef f.
Silicon cap thickness can significantly influence the effective mobility µef f. In
general, the thin silicon cap have better effective mobility µef f, but it is limited by
manufacturing process. Graded Si 1 _:z:Ge:z: channel presents nearly 100% improvement of effective mobility µeff for p-MOSFET over its bulk counterpart.

This

improvement is sustained up to gate voltage of 2.5 V. Simulation also indicates that
large improvement of effective mobility µef f requires higher Ge concentration at the
top of SiGe channel with steep grading. The influence of back-gate bias on µeff is
small, hence, SOI SiGe MOSFET is well suited to building CMOS circuits.
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Chapter 1

INTRODUCTION
As bulk CMOS technologies are progressing towards the submicron level, process complexity increases dramatically, and costly techniques are to be developed
to create dense field isolation and shallow junctions. Silicon-On-Insulator (SOI)
technologies provide solutions to these problems in a straightforward manner. Thin
SOI MOSFETs exhibit remarkable properties such as maximum subthreshold slope,
minimum short-channel effects, absence of kink effect, and reduced hot electron
degradation [1]. Recent developments in this field have shown that high-performance
SOI devices can be fabricated in thin silicon films on SIMOX substrates [2][3]. This
technology also presents a great potential for fabrication of multi-layered threedimensional devices.
Furthermore, in the past few years, strained SiGe layers have been successfully
grown with molecular beam epitaxy (MBE) and low temperature chemical vapor
deposition (CVD). This success is most vividly shown by the recent advances in
the heterojunction bipolar transistors (HBT)[4] [5] and field-effect transistors [6]
incorparating the strained Si Ge layer. In bipolar transistors, the presence of germanium exponentially alters the device characteristics (e.g., the collector current). In
field-effect transistors (FET's ), the strained Si Ge offers enhanced carrier mobilities.
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The bandgap difference between strained SiGe and unstrained Si appears mostly
in the valance band. Hence, further improvement in p-channel FET hole mobility
results from hole confinement in a SiGe channel away from the Si02f Si interface,
and from modulation doping. The interest in high-mobility p-channel FET's results
from the inferior performance of silicon p-MOSFET's in CMOS applications caused
by the field-effect hole mobility which is typically two to three times lower than the
field-effect electron mobility. To minimize asymmetric operation, Si p-MOSFET's
are designed with wider gates, thus affecting packing density. A high mobility pchannel FET will improve both the circuit speed and the level of integration.
By combining the advantages of SOI and strained Si Ge layer technologies, Nayak
[6) has presented a new p-channel SiGe-SIMOX devices. The device contains a

Si/Ge 0 .3 Si 0 .7/ Si channel, which, due to reduced vertical electric field and band
bending at the surface of a SiGe-SIMOX device, has a hole confinement in the buried
channel that is improved over that of a SiGe-bulk device. The effective channel
mobility of this device is found to be 903 higher than that of an identically processed
conventional SIMOX device. This kinds of device, i.e. SOI SiGe pMOSFET, forms
the subject of this thesis. The research focus is on the effective mobility of SOI SiGe
pMOSFET, the performance of such device as well as its design parameters. All of
these will be discussed in the later chapters.
This chapter is organized as follows, SOI MOSFET in general will be discussed in
section 1.1; In section 1.2, a comparison between bulk MOSFET and SOI MOSFET
is presented, followed by discussions of objectives of this thesis in section 1.3; Finally,
the outline of the thesis is given in section 1.4.
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1.1

SOI MOSFET

The idea of realizing semiconductor devices in a thin silicon film, which is mechanically supported by an insulating substrate rather than silicon substrate, has
been around for several decades. Only recently, the technology has advanced enough
to produce a quality film of single-crystal silicon on top of an insulator. Some of them
are based on the epitaxial growth of silicon on either a silicon wafer covered with an
insulator (homoepitaxial techniques) or on a crystalline insulator (heteroepitaxial
techniques). Other techniques are based on crystallization of a thin silicon layer
from melt, such as laser recrystallization, e-beam recrystallization and zone melting
recrystallization. SOI material can also be produced from a bulk silicon wafer by
isolating a thin silicon layer from substrate through the formation and oxidation of
porous silicon (FIPOS) or through the ion beam synthesis of a buried insulator layer,
such as SIMOX, SIMNI and SIMON [7]. Finally, SOI material can also be obtained
by thinning a silicon wafer bonded to an insulator and a mechanical substrate (wafer
bonding). Every approach has its advantages and disadvantages, and the type of
application of SOI wafer dictates the material to be used in each particular case.
SIMOX, for instance, seems to be an ideal candidate for VLSI and rad-hard applications, wafer bonding is more adapted to bipolar and power applications, while
laser recrystallization is the main contender for fabrication of 3D integrated circuits.
Therefore, SOI wafers contain only silicon and silicon dioxide, and the appearance
of SOI wafers is very similar to that of bulk silicon wafers. As a consequence, SOI
circuit processing can be carried out in standard bulk silicon processing line.
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All SOI MOSFETs are not alike. Their physics is highly dependent on the
thickness of the silicon film in which they are made. Three types of devices can be
distinguished, depending on both the silicon film thickness and the channel doping
concentration: the thick-film and the thin film devices, as well as the "medium thickness" device, which can exhibit either a thin- or a thick-film behavior, depending
on the back-gate bias.

In the bulk device, the depletion zone extends from the Si-Si02 interface down
to the maximum depletion width,

Xdmax,

which is classically given by

being the Fermi potential, which is equal to

k:

In(~).

In the thick-film SOI device, the silicon film thickness is larger than twice the
value of

Xdmax·

In such case, there is no interaction between the depletion zones

arising from the front and the back interfaces, and there exists a piece of neutral
silicon beneath the front depletion zone. If this neutral piece of silicon , called body,
is connected to ground by a "body contact", the characteristics of the device will
be exactly those of a bulk device. If the body is left electrically floating , the device
will basically behave as a bulk device with the notable exception of two parasitic
effects, the first of which is called "kink effect", the second one being the presence
of a parasitic, open base NPN bipolar transistor between source and drain.

In a thin-film SOI device, the silicon film thickness is smaller than

Xdmax·

In that

case, the silicon film is fully depleted at threshold, irrespective of the bias which
is applied to the back gate (with the exception of the possible presence of thin
accumulation or inversion layers at the back interface, if a large negative or positive
bias is applied to the back gate, respectively). Thin-film, fully depleted SOI devices
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are virtually free of kink effect, if their back interface is not in accumulation. Among
all types of SOI devices, fully depleted devices with depleted back interface exhibit
the most attractive properties, such as low electric fields, high transconductance,
excellent short-channel behavior, and a quasi-ideal subthreshold slope. Thin-film
SOI (TFSOI) MOSFETs are often referred to as fully-depleted devices. Because
both front and back interfaces can be in either accumulation, depletion or inversion,
one can number nine modes of operation in the thin-film SOI transistor as a function
of front and back gate voltage.

1.1.1

n-Channel Device

The n-channel TFSOI MOSFET has a p-doped channel region. The thin film
nature of the device allows the space charge region below the gate to extend over
entire film thickness , above threshold as well as in the subthreshold region. This
reduces dramatically the dependence of depletion charge variation on gate voltage
variation and gives rise to an excellent coupling between gate voltage and surface
potential. As a result, subthreshold slopes values down to 65mv /dee are obtained.
Degradation of the the subthreshold slope in submicron TFSOI devices is smaller
than in bulk devices. There is a large difference of potential and electric field distribution between TFSOI and more classical "thick-film" SOI devices. The vertical
field near the Si0 2 -Si interface is smaller in TFSOI devices, giving rise to mobility
enhancement. The limited vertical extension of the depletion zone near the drain
retards the onset of pinch-off and increases saturation current. These properties
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are responsible for the superiority of TFSOI circuit speed performances over those
of "classical" SOI or bulk circuits. Owing to a more uniform distribution of the

potential drop between drain and source, TFSOI devices present reduced drain electric field. This phenomenon results in a reduction of hot-electron degradation and
in the elimination of the kink effect. The limited vertical extension of the depletion zone below the gate causes little dependence of the charge controlled by the
gate upon gate length . As a consequence, much smaller threshold voltage rolloff (short-channel effect) is observed in submicron TFSOI MOSFETs than in their
counterparts [7].

1.1.2

p-Channel Device

The thin-film SOI with n+-gate (n+ is the dominant material for the gate) pchannel MOSFET is an accumulation-mode (deep-depletion) device , where the
channel is composed of majority carriers (i.e. having an accumulation channel instead of an inversion channel). When the device is turned OFF, the silicon film
beneath the gate is fully depleted of holes. When a negative bias is applied to
the gate, an accumulation channel is formed, and the device is turned ON. The
accumulation-mode device exhibits a high mobility , no kink, very little bipolar
effects but is more sensitive to punchthrough than regular "enhancement-mode"
devices [7]. In this thesis, we are simulating "enhancement-mode" devices.
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1.2

Bulk and SOI MOSFET Devices Comparison

Although most types of devices can be fabricated in SOI films, the preferred
application field for Silicon-on-Insulator technology is undeniably CMOS. This is
because that SOI devices have several advantages over bulk CMOS, which are summarised in the following sections.

1.2.1

Elimination of Latchup

Parasitic bipolar transistors are a problematic byproduct of all MOS processes.
In CMOS processes these transistors are particularly troublesome because an n-p-np structure is formed by then+ source of the NMOS transistor, the p substrate, the
n well and the p+ diffusion of the PMOS transistor inside then well Fig. 1.1. Due
to the inherent positive feedback in this structure, when it turns on, ground and
power get effectively shorted together, large currents are produced and the circuit is
destroyed. This is referred to as CMOS latchup. The pnp transistor is formed by the
p source of the PMOS transistor (emitter), n well (base), and p substrate (collector).
The npn transistor is formed by then well (collector), p substrate (base), and n
source of the NMOS transistor (emitter).

Rwell

and

Rsubstrate

represent the n well

and p substrate resistances to V dd and GND respectively. When any of these two
bipolar transistors is forward biased, it feeds the base of the other transistor, which
in turn feeds the base of the first transistor, and this positive feedback increases the
current until the circuit burns out. There are several ways of avoiding latchup and
all of them focus either on reducing the gain of the bipolar transistor to weaken the
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positive feedback or on reducing the resistances

Rweu

and

Raubstrate

to prevent the

parasitic transistors from turning on.
out

in

Vdd

Vss

NPN
p-substrate

Rsubstrate

p-substrate

Figure 1.1: Cross section of a bulk CMOS inverter showing a latchup path

In an SOI CMOS MOSFET (the silicon film is thin enough for the junctions to

reach through to the buried insulator), such a latch up path as indicated in Fig. 1.1 is
ruled out because there is no current path to the substrate as shown in Fig. 1.2, and
the lateral PNPN structures contain heavily doped bases (the N+ and p+ drains),
the heavy doping of which reduces the gain of the bipolar devices to virtually zero.

1.2.2

Parasitic Capacitance

Bulk MOSFETs are made in silicon wafers having a thickness of approximately
500 micrometers, but only the first micrometer at the top of the wafer is used for
transistor fabrication. Interactions between the devices and the substrate gives rise
to a range of parasitic effects. One of these is the parasitic capacitance between

9

IN

GND

OUT

Voo

box
silicon substrate
backgate contact

Figure 1.2: Cross section of a SOI CMOS inverter showing drain parasitic
capacitances
diffused sources and drains and the substrate. This capacitance increases with substrate doping, and becomes larger in modern submicron devices where concentration
in the substrate is higher than in previous MOS technologies. Source and drain
capacitance consists not only of the obvious capacitance of the depletion regions
associated with junctions, but also of the capacitance between the junction and the
heavily-doped channel stop located underneath the field oxide.

If a Silicon-on-Insulator (SOI) substrate is used, quasi-ideal devices can be fabricated. The SOI MOSFET contains indeed the necessary three terminals (a source,
a drain, and a gate which controls a channel in which current flows from source to
drain), but the full dielectric isolation of the devices prevents the occurrence of most
of the parasitic effects experienced in bulk silicon devices as most parasitic effects
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in bulk MOS devices find their origin in the interactions between the device and the
substrate.

Furthermore, bulk CMOS circuits utilize reverse-biased junctions to isolate devices one form another. Let us consider, for instance, the drain of the n-channel
transistor of Figure 1.1. The drain is always positively biased with respect to the
substrate (the drain voltage can range between GND and VDD). A depletion capacitance is associated with the drain junction. Its maximum value is reached when the
drain voltage is 0 volt and it is dependent on the substrate doping concentration.
The higher this dopand the higher the capacitance. Modern submicron circuits tend
to use higher and higher dopand concentrations. This increases the junction capacitances. In addition, there also exists an important parasitic capacitance between
the junctions and the channel stop implant placed underneath the field oxide to
prevent surface leakage between bulk devices.
In SOI circuits, on the other hand, the maximum capacitance between the junctions and the substrate is the capacitance of the buried insulator (the capacitance
tends towards zero if thick insulators are used, which is the case in SOS technology). This capacitance is proportional to the dielectric constant of the capacitance
material. Silicon dioxide, which is widely used as buried insulator, has a dielectric
constant (c:ox

= 3.9c:

0 )

which is three times smaller than that of silicon (c:si

= 11. 7c:

0 ).

Therefore, a junction located on a buried oxide gives rise to a parasitic capacitance
which is three times smaller than that of a bulk junction giving rise to a depletion
depth equal to the buried oxide thickness. Buried insulator thickness does not need
to scale down as devices with smaller dimensions are produced, and, hence, parasitic
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capacitances do not increase as technology progresses, contrary to what happens in
bulk devices. In addition, a lightly-doped, p-type silicon wafer can be utilized as
mechanical support. In that case, a depletion layer can be created beneath the
insulator, which further reduces the junction-to-substrate capacitances.

1.2.3

Ease of Fabrication

SOI CMOS fabrication schemes are much simpler than conventional bulk processes. All temperature cycles in SOI technology are much shorter and performed
at lower temperatures. Processing steps such as well implants and long drive-ins
are not needed. Threshold adjustment implants followed by short, low-temperature
processing are sufficient for establishing channel regions for n-channel and p-channel
devices. Bulk technologies use complex isolation schemes often involving etching of
trenches. In SOI technology simple LOCOS oxidation is performed to provide isolation between devices. Undesirable LOCOS "birds beak" is substantially reduced
in SOI technology. This guarantees high packing density of SOI. Further increase
of packing density can be achieved by merging n- and p-type diffusions.

1.2.4

Ease of Metalization of Shallow Junctions

One of the most challenging tasks in VLSI technologies is metalization of shallow
source and drain junctions. Barrier metals are applied in bulk silicon technologies
to prevent metal spikes through shallow junctions. In SOI technology source and
drain junctions are extended down to buried Si0 2 eliminating the danger of metal
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spikes.

1.2.5

Resistance to Radiation Damage

There are three main failure mechanisms in MOS devices operating in harsh
environment: single-event upset (soft error), photocurrent generation, and charge
build-up in the oxide. Because of the small volume of silicon involved, thin SOI
devices are inherently well resistant to single-event upsets (SEU) caused by exposure
to alpha particles or energetic heavy ions. Gamma-ray induced photocurrent depend
on the area of the junctions in the device, and, therefore, are minimized in thin film
SOI MOSFETs where the source and drain diffusions extend throughout the entire
film thickness [1].

1.3

Objectives of the Thesis

The goal of this thesis is to focus on studying the characteristics of SOI SiGe
p-MOSFET, which takes the advantages of both SOI device and strained Sii-:r:Ge:r:
layer. The specific objectives are as follows:
1. The effective carrier mobility (µeff) of SOI SiGe p-MOSFET. The study of

effective carrier mobility is essential for any accurate modeling the SOI SiGe
pMOSFET. The simulation is performed by using the two-dimensional device
simulation program (MEDICI). The results are compared with published data
of SOI SiGe pMOSFET, or compared with SOI Si pMOSFET and Si bulk
pMOSFET.
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2. The design parameters are also studied by simulation. These parameters include the Si-cap thickness, Ge profile (mole fraction of Ge in Si 1 _:i:Ge:z: and the
manner of grading in the channel) and back-gate bias on the effective mobility.

1.4

Outline of the Thesis

This thesis is organized in the following manner: In chapter 2, the physical
properties of strained Si 1 _:i:Ge:z: layer are presented, which serves as the foundation
and justification for the structure of SOI Si Ge pMOSFET in this thesis. Chapter 3
deals with the SOI SiGe pMOSFET device under study. The detailed calculation
of effective mobility µef f and modeling of the local MOSFET mobility is discussed
and followed by the results of effective carrier mobility µeff in chapter 4. The design
issues are presented in chapter 5 along with some results. Finally, in chapter 6, the
conclusions of this thesis are presented.

Chapter 2

PHYSICAL PROPETIES OF
STRAINED Si1-xGex LAYER
Recent developments in epitaxial growth techniques of Si/ Si 1 _xGex heterostructures have demonstrated a significant potential of this system for electron device applications [8)[9)[10]. In particular, an p-channel SiGe-SIMOX device [6] has achieved
90% higher effective channel mobility compared to all-Si control devices. Garone
[11] demonstrated that effective hole mobility enhancements of 50% at room temperature and over 100% at 90 K by placing a buried epitaxial Si 1 _xGex layer 7.5 to
10 nm beneath the gate oxide of a PMOS transistor. This enhancement is generally
attributed to the changes in valance band structure and to the remove of holes from
Si/ Si0 2 interface. Subsequent sections will deal with this issue in greater detail.
The development of lattice-mismatched heteroepitaxy has resulted in an increase
in the study of charge-carrier transport in strained semiconductors. Theoretical and
experimental studies show that if a material with bulk lattice constant

aL

is grown as

film on a comparatively thick substrate with a different lattice constant as, the film
will grow epitaxially, with an in-plane lattice constant of as and an adjustment, via
the Possion effect, in the perpendicular lattice constant. This pseudomorphic growth
continues up to a critical thickness determined by a balance between strain and
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chemical energy . Beyond this thickness the overlayer relaxes, producing dislocation.
The in-plane lattice constant of the film reverts to its bulk value a£.
For film thickness less than the critical thickness, a large strain can be produced in the film, which can greatly change its band structure, both by changing
effective masses and lifting degeneracies. Since the pseudomorphic layer is thermodynamically stable, it is possible to fabricate semiconductor devices with strained
layer components. The strain-induced band structure changes may lead to increased
charged carrier mobility within the pseudomorphic layer. This, in turn, becomes a
useful way to increase the speed of semiconductor device operation.
The heteroepitaxial system of Si 1 _xGex layer grown on Si substrates is of great
technological interest for fabricating semiconductor devices.

On the one hand,

Sii-xGex (x > 0) has a larger bulk lattice constant than Si and thus forms an
strained epitaxial layer when grown on Si. This strain raises the heavy-hole and
light-hole band degeneracy, hence the reduced effective mass. This may lead to an
increase of charge-carrier mobility, over that of Si. On the other hand, the Si 1 _xGex
material system offers an advantage over III-V compound semiconductors of being
processable with existing, high-yield silicon processing methods. Optimum semiconductor device design is ultimately based upon a complete understanding and
accurate modeling of carrier transport. In this chapter, the physical properties of
strained Sii-xGex layer are discussed, which include two important aspects: the
valance band structure and the mobility of strained Si 1 -xGex layer. Those physical
properties are the fundamental for the study of the devices presented in this thesis.

16

2.1

Band Structure

2.1.1

Valence Band Structures

In unstrained Si 1 _:r:Ge:r: with arbitrary mole fraction x, the valance band of Si
and Si 1 _:r:Ge:r: consists of three valleys with minima at k=O shown in Fig. 2.1. Two
of these, the light and heavy-hole bands, are degenerate in the absence of strain

[12) [13), while the third "spin-orbit" band lies 0.044e V in energy below them as
illustrated in Fig. 2.1. Application of strain removes the degeneracy of the light
and heavy holes. For strained Sii-:r:Ge:r: on Si, the light-hole band moves up while
the heavy-hole band moves down. The resultant split in energy can be approximated
by solution of a secular equation of the strain Hamiltonian, for heavy-hole (h.h.),
light-hole (1.h.), and spin-orbit (s.o.), respectively, by [12][13):
~Ev( h.h.)

= c:

~Ev(l.h.) =

1

(2.1)
1

(c: +A)+ v9c: 2 + A2

2

2

~Ev(s.o.) == -

1

(c: +A) -

2

1

2v9c:

2

-

+ A2

2c:A

-

2c:A

(2.2)
(2.3)

where c: is the strain energy representing the strength of the strain, with positive
values for compressive strain and negative value for tensile strain (12], [13], and A is
the spin-orbit energy. If compressive, the heavy-hole band is higher, while if tensile,
the light-hole band is higher, as schematically shown in the Fig. 2.1. It is reasonable
to assume that the effect of strain is to create the energy shifts, and the shape of the
valence band structure is the same as that of the unstrained case [13]. The lift of
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heavy-hole or light hole band results in smaller effective mass compared with bulk
Si, hence, strained Si 1 _:cGe:c has better hole mobility.

Ey(l.h.)

unstrained
/
valence Banct/

Hea,yH~

tensile strain

\spin orbit

Figure 2.1: Valence structure consisting of heavy-hole, light-hole and spin-orbit
bands

2.1.2

Conduction Band Structure

The modeling of hole mobility, the results are affected by the structure of the
conduction band due to electron-hole scattering. The conduction band has six valleys located along the [100) or

~

axes as indicated in Fig. 2.2. They are splited

under strain into a two- and fourfold degeneracy, separated by an energy difference
which has been measured for small values of x (xis the mole fraction of Ge ) and to
a linear approximation it is 0.6x eV [14]. For the case of strained Si 1 -xGex grown
on ( 001) Si, the four valleys in the plane of growth (here after called transverse)
shift down in energy, while the two normal to the growth plane (longitudinal) shift
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up.
This induced valley separation results in a repopulation of electrons between the
transverse and longitidinate valleys, with more electrons now residing in the lower
transverse valleys. It is this repopulation which we can exploit in device design due to
the highly skewed effective mass tensor of silicon. Electrons in the transverse valley
traveling normal to the growth plane experience an effective mass of
while those traveling in the plane see a mass of

mi = 0.9lm0 .

m; = 0.19m

0,

The reverse is true

for electrons in the longitudinal valleys, and so the mobility is anisotropic.

k3

c

b

k2

kl

f

Figure 2.2: Schematic constant-energy surfaces of the conduction bands of silicon.
Showing six conduction band valleys in <100> direction of momentum space.
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(a)

..._______ Ee
Relaxed Si

Strained SiGe

.---------~

(b)

Strained Si

..--------- Ee
Relaxed SiGe
.-------~

Figure 2.3: Band lineup at the Si/ Si1-xGex heterojunction with (a) is type I line-up
and (b) is type II line-up

2.2

The Band Lineup

It has been reported [12)[14] that the band lineup at the heterointerface of
Si/ Si 1_xGex is schematically shown in Fig. 2.3. Depending on which side is relaxed, there are two types of line-up. Type I consists of relaxed Si and strained

Si 1_xGex, type II consists of relaxed Si 1-:xGex and strained Si. An estimate of
flEv

for a pseudomorphic Ge/Si heterointerface was obtained by Van de Walle [15].

For < 001 > oriented interface flEv for Ge on Si was calculated for three cases,
corresponding to:

1. Growth on Si substrates, with in-plane lattice constant all

= 5.431 A, resulting

in cubic Si and strained Ge.
2. Growth on Ge substrates, a11 = 5.66

A,

resulting in cubic Ge and strained Si.

3. Growth on Ge 0 .38 Si 0 .62 substrates, a11 = 5.52

A, hence both Si and Ge strained.
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Van de Walle's [15] results indicated that the Ge valence band edge lies above the
Si valence band edge in all above cases. The llEv is well described by the relation

[14]:
llEv[(Ge, Si)/ Si on[OOl](Ge, Si)]= (0.74 - 0.53x 8 )x
where x denotes the Ge content in the epilayer and

X8

(2.4)

denotes the Ge content

in the substrate. The relationship is plotted in Fig. 2.4 with Ge content of the
epilayers as parameter for x==l.0, 0.5, and 0.2. Based on Fig. 2.4, llEv for growth
of Ge 0 .2 Si 0 .8 / Si heterojunctions on < 001 > Si substrates, is type I band alignment
with llEv == O.l5eV. From the results in Fig. 2.4, we see that the type of band
alignment and the value of llEv for pseudomorphic GexSii-x/ Si heterointerfaces is
sensitive to the state of strain in the Si epilayers.
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Figure 2.4: Calculated valence band offsets for GexSi1-x/ Si heterostructures grown
on GexSi 1 -x/ Si substrates

21
In general, as far as the valence band lineup is concerned, the Si side is always a
potential barrier and the Si 1 _:r:Ge:r: side is a potential well to the holes, regardless of
which side is relaxed and strained, or if both are strained [12][14). This is in sharp
contrast with behavior of conduction band, whose lineup is reversed depending on
which side of the heterojunction is relaxed [12][14]. Since the valance band lineup
is such that the Ge-rich side is a potential well and Si-rich side is always a potential
barrier to the holes, this effect can be used in the buried Si 1 _:r:Ge:r: channel in pMOSFET to confine the holes.

2.3

Mobility

Hole transport in the strain Si 1 -:r:Ge:r: system has been studied by several researchers using various methods [13][16] [17]. There are several important results
which are listed below:
1. The hole mobility in Ge is 2000cm 2 /Vs, which is much better than that of Si,
450cm 2 /Vs [18]
2. The hole mobilities, as a function of temperature for intrinsic strained Si 1 _:r:Ge:r:
(The doping concentration < 1016 cm- 3 ), are higher than bulk Si in the entire temperature range [16]. This fact can be understood from the change
of the valence-band structure. Under strain, both interband and intraband
scattering are reduced due to the smaller density of states (DOS) than those
of the bulk Si. In the high temperature range , carriers occupy a higher en-
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ergy level where both interband and intraband scatterings are significant. As
the temperature decreases, most carriers are expected to be located near the
valence-band top whose degeneracy is lifted in strained Si 1 _xGe:x, resulting
in reduced interband scattering. This decrease of interband scattering greatly
enhances the mobility.
3. The hole mobilities, as a function of doping concentration for Si 1 _xGex (for
example x

= 0.2),

are greatly enhanced compared to bulk Si for low doping

concentration region ( 900cm 2 /V

· s ).

This enhancement is mostly due to

the lifting of the degeneracy of the valence bands and large spin-orbit splitting
energy, which reduce the interband scattering. For high doping concentrations,
the hole mobility become comparable to bulk Si due to the fact that the ionized
impurity scattering becomes dominant in this region [16)[17].
4. The hole mobilities, as a function of Ge mole fraction is higher with increases
of Ge content. The effect of the Ge content variation is reflected in the density
of states and the splitting of the spin-orbit band. In general, the higher the Ge
content, the smaller the DOS and the larger the spin-orbit splitting energy.
The decrease of the DOS reduces both interband and intraband scattering
and the increase of the spin-orbit splitting energy also reduces the interband
scattering rate [16].
5. The hole mobilities, as a function of valance-band effective masses, are significant improved over bulk Si, since the valance-band effective masses decreases
as the Ge content increases. This is due to presence of a biaxial stress in the
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strained Si 1-xGex layer. In general, the biaxial stress can be decomposed into
hydrostatic term and an uniaxial term. The hydrostatic stress term simply
shifts all of the energy levels of valance bands equally, not affecting the effective mass. On the other hand, the uniaxial stress splits the heavy and light
hole bands and changes the valance-band structure severaly. Since the lattice
constant of Ge is larger than that of Si by 4.17%, strained SiGe layer will
experience an increasing strain as the difference of the Ge content between the
film and the substrate increases. Thus the change of the effective mass will
become more significant for a larger difference of the Ge content between the
substrate and the film. More detailed discussion regarding the effective mass
can be found in (16].

In summary, we have reviewed the physical properties of strained Si 1_xGex layer
in this chapter, which will serve as fundamentals for analysis and study of any
strained Si 1-xGex based devices. The strained Si 1-xGex system provides a higher
hole mobilities than the bulk Si. This also provides an incentive for us to study
the SOI Si 1_xGex pMOSFET. In following chapters we will focus on the effective
mobility study of SOI Si1-xGex pMOSFET.

'1

Chapter 3

DEVICE DESCRIPTION,
SIMULATION AND
VERIFICATION
The mobility of carriers in the inversion layer of a MOSFET is significantly less
than that of carriers in the bulk semiconductor. The mobility reduction is caused
by surface scattering of the carriers, which are closely confined to the Si/ Si0 2
interface by strong transverse electric field of the gate. This fact is particularly
troublesome for Si pMOS devices since CMOS device performance has been limited
by the lower intrinsic mobility of holes. It has been proposed and demonstrated by
several research groups that moving the holes away from the Si/ Si0 2 interface and
by confining them in a Si 1 _xGex quantum well would improve their mobility. In
the previous chapter, the physical properties of strained Si 1 _xGex layer have been
reviewed. There are two important results, which is very useful for building the
device. Those properties are:
1. At Si/ Si 1 _xGex heterojunction, the valence band lineup is that the Si side
is always a potential barrier and the Si 1 _xGex side is a potential well to the
holes, regardless of which side is relaxed and strained, or if both are strained.
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2. Due to the lifting of the degeneracy of the valence bands and large spmorbit splitting energy of strained Si 1 _:r:Ge:r: layer, this degeneracy also causes
valance-band effective mass reduction, therefore, the hole mobility in the layer
is higher than Si bulk. For example, given doping less than 10 17 and mole fraction

x = 0.2, the hole mobility of strained Si 1 _:r:Ge:r: alloy is above 900cm 2 /Vs,

which is the twice of Si bulk's hole mobility [17].

Based on above properties, a SOI Si 1 _:r:Ge:r: p-MOSFET structure is presented
which will be used for the simulation study of in this thesis. The device is build in
such a way that it can take advantages of both SOI device and strained Si 1 _:r:Ge:r:
layer channel. The geometries, characteristics and parameters of such SOI Si 1 _:r:Ge:r:
p-MOSFET are discussed in detail in this chapter. The definitions and calculations
of effective mobility (µeff) and effective electrical field ( Eeff) are also discussed in
this chapter. Finally, the simulation procedures and MEDICI-Two-dimensional
device simulation program are discussed.

3.1

SOI Si1-xGex p-MOSFET

By combining the SOI and strained Si 1 _:r:Ge:r: layer technologies, the structure
in Fig. 3.1 is developed for simulation study of the effective mobility and device
design parameters. The characteristics and functionality of the constituent parts in
above device need to be discussed in detail. The parts include Sii-:r:Ge:r: channel,
silicon cap, band diagram, Ge profile and p+ spike.
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Figure 3.1: SOI Sii-:z:Gex p-MOSFET with tcAP is the silicon cap thickness, tcH is
SiGe channel thickness and tBuF is the silicon buffer thickness

3.1.1

The Si 1_zGez channel and the Silicon Cap

When compared with the regular SOI device, one noticeable difference of the
device presented in Fig. 3.1 is the introduction of strained Si 1 _:r;Gex layer in the
structure. This structure improves the hole mobility by two mechanisms [11]:
1. Mobility enhancement in strained Si 1 _xGex layer or channel (see chapter two
for details).
2. Reduction of surface scattering by removing the holes from the Si/ Si0 2 interface and confining them in the Sii-:z:Gex well.
If a relative small negative gate voltage is applied, one can modulate the number
of holes in the Sii-:z:Ge:z: well, eventually forming an inversion layer within it, as

27
shown in Fig. 3.2. As the gate voltage is increased further, an inversion layer will
also begin to form at Si/ Si02 interface, and eventually the dominant hole population
will reside at the Si/ Si02 interface. Based on this observation, we expect that for
certain range of gate voltages the mobility should be greatly improved, which is the
topic of this thesis.
The silicon cap is introduced to serve two purposes, 1) the gate quality oxide
can be grown , and 2) moving the Si 1 _xGex channel away from the interface of gate
oxide to reduce the surface scattering as much as possible.

3.1.2

The Bond Diagran1

As mentioned above, The mobility improvement can be obtained by placing a
buried Si 1 _xGex layer under the gate of a p-MOSFET transistor. A well for holes is
then created, since the bandgap discontinuity is predominantly in the valance band.
The band structure of such a device near flat band is shown in Fig. 3.2.
From the Fig. 3.2, we can notice that the band gap difference between the
silicon and silicon-germanium is all accommodated in valence band. In the direction
perpendicular to the Si/ Si0 2 interface, the hole quasi-Fermi level is constant. The
hole concentration is exponentially dependent on the difference between this level
and the valence band edge. Hence, the hole concentration in the Sii-xGex channel
is much higher than in the silicon. We expect, therefore, that a majority of current
will flow in Si 1 _xGex region for low gate voltage as illustrated in Fig. 3.3.
As the gate voltage increases, the valence band at the surface "bends" upward
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Figure 3.2: Band diagram for Si1-xGex SOI p-MOSFET at vertical cross section in
the middle of the device, with 303 Ge uniform distribution in the channel
and gets closer to the hole quasi-Fermi level. Hence, the hole concentration at the
surface surpasses the one in the channel and the majority of current will flow at the
surface instead of in the channel. The SOI Si 1 _xGex p-MOSFET starts behaving
just like the regular p-MOSFET.

3.1.3

Germanium Profile and p+ Spike

There are several ways to improve the hole confinement in the channel. Voinigescu
[19) pointed out that use of graded channel can significant improve the hole confinement. For uniform 253 Ge and the graded 0-503 Ge channel p-MOSFETs, the
low field mobility is 250cm 2 /Vs and 400cm 2 /Vs for the uniform and graded devices
respectively. The graded channel has higher mobility due to larger Ge mole fraction
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Figure 3.3: Integrated Hole concentration along a vertical cross section in the middle
of the device for low and high Vas. Sii-xGex SOI p-MOSFET with modulation
doping and n+ gate. SiGe channel has a graded profile with 453 Ge at the top and
25 3 Ge at the bottom
at the top of the channel. A built in quasi-electric field exists which pushes holes
towards the top of the Si 1 _xGex channel. This approach also brings holes closer
to the gate and therefore increases the channel capacitance and consequently the
transconductance. With the graded channel in the Fig. 3.3, we can notice that even
for relatively high gate over-drive of 2.0 volts (threshold voltage is 0.35 volts) three
fourths of the holes are still confined to the Si 1 _xGex channel.
Another approach to improving hole confinement is to place high p-type doping
(so called p+ spike) just underneath the channel as illustrated in Fig. 3.1. This
doping spike serves as a source of holes which are then collected by the Sii-xGex
channel. In the n+ poly Silicon gate case, the p-type doping (p+ spike) also serves
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to adjust the threshold voltage.
Two additional possibilities for hole confinement adjustment are: 1) to minimize
the Si cap layer which is limited by the requirement to separate the holes from
surface; 2) to maximize germanium fraction in order to increase the band gap reduction. But we should keep in mind that high germanium mole fraction can lead to
strain relaxation and defects if the critical thicknesses for coherently strained Si Ge
growth is exceeded. This is why a graded channel is a better choice since the same
average germanium mole fraction we can employ a higher concentration at the top
and improve the hole confinement [19].

3.2

Simulation Parameters and Characteristics of
SOI Si1-xGex p-MOSFET

Two fully-depleted SOI Si1-xGex p-MOSFETs have been used to study the effective mobility. They are long and short channel devices with channel length 6µ
and 0.2µ respectively. The schematic diagram of the long channel device is presented in Fig. 3.4. The geometries, structures, doping profiles and other parameters
are listed in the following table 3.1.3. In the following sections, we will discuss
structures of both long and short channel device in detailed along with simulation
verifications. The verifications are done by comparing our simulation results with
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Figure 3.4: SOI Si 0 .1Ge0 .3 p-MOSFET with channel length 6µ
published experimental or simulation results.

3.2.1

Long Channel Device

The long channel device was following the structure presented in [6] and is shown
in Fig. 3.4. The substrate doping (n-type) is 1.2 x 10 15 and it is uniform doped, the
1500A SOI layer is results in a fully depleted device. This structure consists of a

SIMOX like substrate, lOOA Si layer, a 100-ASi0 .1Geo.3 strained layer for hole confinement, and a lOOA Si-cap layer. The Si0 2 gate oxide thickness is 70A. The gate
oxide was kept small in order to minimize thermal relaxation of strain in Si 0 .7 Ge 0 .3

(6]. The SiGe channel is uniform. Source and drain doping profiles are simulated
by using TMA-SUPREM-4 , and then ported to MEDICI for simulation. A p+
spike was included at 300A below top Si0 2 interface. In Nayak and et al's original

32

Table 3.1: The Parameters of the SOI Si 1 _xGex p-MOSFET under study

Device Parameters
Channel Length (µ)

Long Channel Device
~

6

Short Channel Device
~

0.2

iox (A)

70

70

icAP (A)

100

50

icH (A)

100

80

0.15

0.05

(µ)

0.4

0.4

iBuF (A)

100

70

S&D doping (cm- 3 )

6.4 x 10 19

5 x 10 20

Substrate doping (cm - 3 )

1.2 x 10 15

3 x 10 17

p+ doping (cm- 3 )

2.7xl0 18

7.0 x 10 18

isi

(µ)

iBOX

paper [6], this p+ spike is unintentionally doped during the initial phase of epilayer growth by MBE. Our simulations find the p+ spike can greatly improve the
transconductance of the device. Therefore, in this thesis, the p+ spike is included in
the devices.
There are two variations of the long channel device that have been studied in this
thesis: one is the SOI device without the SiGe channel and its structure is the same
as the one with SiGe channel as shown in Fig. 3.4, the other one is with the SiGe
channel. Simulation results reveal that the threshold voltage of SOI p-MOSFET is
-0.274 V which is very different from the -0.83 Vin the paper [6], and for SOI SiGe
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p-MOSFET threshold voltage is -0.182 V which is very close to -0.19 V given in the
paper [6]. We find that the sub threshold characteristics of the devices have slopes
of 61 and 73 mV /decade for SOI and SOI SiGe p-MOSFET devices, respectively.
These numbers are smaller than reported ones in [6) which is 76 and 80 m V /decade
for SOI and SOI SiGe p-MOSFET devices, respectively. This indicates in this case
that SiGe channel will worsen somewhat the subthreshold characteristics of the
device.
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Figure 3.5: The transconductance 9m for Si and Sio.1Ge 0 .a devices using different
mobility models

The results for transconductance 9m are presented in Fig. 3.5. In the simulation,
several mobility models (mathematical models in the simulator account for scattering mechanisms in electrical transport) have been used, which are enhanced surface
mobility model (SRFMOB2) and mobility dependence on perpendicular electric field
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(PRPMOB). The mobility models will be discussed in detail in the next chapter.
When the SRFMOB2 model is used, 9m shows qualitative behavior observed in experiments [6], i.e. an extended maximum in 9m· Other models (only PRPMOB is
shown) show two peaks that are associated with conduction along bottom and top
interface of SiGe channel. The latter behavior has not been observed in experiments.
To correct this, it is necessary to make the mobility in SiGe channel bulk-like, by
neglecting the mobility dependence on transverse field inside SiGe channel. Also,
no increase in low-field mobility is needed. 9m for this case is shown in Fig. 3.5
under PRPMOB* label. As expected, 9m is virtually the same for SRFMOB2 and
PRPMOB*.
Input gate capacitance was calculated using small-signal a.c. simulation and is
presented in Fig. 3.6. As in experiments, a characteristic change of slope ("plateau")
is observed. The p+ spike contributes significantly to the plateau, which signifies
hole confinement in the buried Si Ge channel.

3.2.2

Short Channel Device

The short channel device is following the structure presented in [20], which is
bulk SiGe p-MOSFET. It has the channel length of 0.2µ, 70A thick gate oxide,

soA thick Si cap layer, and soA wide SiGe channel.

The Si Ge channel has a graded

profile with 45% Ge at the top and 25% Ge at the bottom resulting in a stable Si Ge
layer. The channel doping levels are adjusted such that the corresponding threshold
voltage for devices with effective channel length 0.20µ is -0.35V. n+ poly silicon gate
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Figure 3.6: Si 0 .7 Ge 0 .3 device a.c. gate capacitance Ca vs. gate voltage.
is used in this structure, which implies that a large boron dose is needed for such
a low threshold voltage. The total integrated boron dose required to achieve the
desired -0.35V threshold voltage is 2.0 x 10 12 / cm 2 , and the exact doping profile is
shown in Fig. 3. 7.
Based on this bulk device design, an SOI SiGe p-MOSFET is constructed by
putting in a 4000A Si0 2 , and the thickness of Si layer between gate and the Si0 2 is
about 500A, which ensures that the device is fully depleted device. The transconductance of both bulk Si Ge p-MOSFET, SOI Si Ge p-MOSFET and bulk p-MOSFET
are illustrated in Fig. 3.8. 9m shows improvement of both SOI and bulk SiGe
p-MOSFET over bulk Si p-MOSFET with an extended maximum in 9m, but the
difference between SiGe p-MOSFET and SOI SiGe p-MOSFET is very small. 9m
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for the bulk Si Ge p-MOSFET is very close to the simulation results in [20]. The
subthreshold characteristics are lOO(mV/dec) and 87(mV/dec) for SiGe p-MOSFET
and SOI Si Ge p-MOSFET devices, respectively. Its short channel behavior in terms
of drain-induced barrier lowering (DIBL) is 67 and 127 mV with (Vvs == 2.5V) for
SiGe p-MOSFET and SOI SiGe p-MOSFET devices, respectively.
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Chapter 4

MOBILITY MODELING AND
SIMULATION RESULTS
Mobility in semiconductors is an important parameter that reflects carrier transport mechanisms. In MOSFET structures, the strong gate field confines carriers to a
very thin inversion channel. This is in contrast to the transport mechanism in bulk.
The thin channel, for instance, causes quantization effects and conductance anomalies (21). The magnitude of low field mobility in the channel is smaller than in bulk
at room temperature. A SOI Si1-xGex p-MOSFET has been proposed to improve
the channel mobility in the previous chapter. Modeling the channel mobility is one
of the topics of this chapter. However, a direct measurement of mobility is very
difficult. For this and other reasons, an effective mobility is often calculated from
I-V measurements. In the following we will address the issues related to effective
mobility as well as local mobility modeling by using the devices presented in the
previous chapter.

4.1

µef f and Eef f Definitions and Calculations

Modeling of the carrier mobility in the inversion layer of MOSFET transistors is
of crucial importance for accurate device characterization and comparison between
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different technologies. It has been reported that the normal electric field dependence
of the mobility is described by a "universal" curve if the measurements are analyzed
in terms of an effective normal electric field Eet f. Mobility calculated in this fashion
is the effective channel mobility (µeff) and is essentially independent of the gate
oxide thickness (tox ), impurity concentration near Si/ Si0 2 interface, and over a
wide range of MOS technologies. There are two different approaches to calculate
the µeff and Eeff values:
1. µeff and Eeff are calculated from terminal IDs, device geometry and doping by using simple analytical expressions. This approach is well suited for
experimental device characterizations. Hereafter, we will call this approach
experimental approach.
2. µef f and Eeff are determined directly from the distribution of carriers and
electric field given by the numerical device simulator. This is the theoretical
value. We will call this approach analytical approach.
Calculation of µef I and Ee/ f is done by extracting the data from device simulator.

In general, two-dimensional numerical device simulators use fine grid structures
such that converged or unique spatial distributions of free charge carriers, electrostatic potential and electric field are obtained, i.e. the solutions are grid independent
beyond some grid density. In widely used simulators such as MEDICI and MINIM 0 S, fine grid structures are intended for use in device simulation, where the
carrier mobility in the inversion charge layer is spatially varying, and depending on
the local electrical field. However, from the measured terminal current IDs, only
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µeff and Eeff can be determined, which are "average" quantities. The connection

between local mobility (say µ) and effective mobility µeff is not easily established.
In addition, the extraction of Eeff is based on the assumption that the inversion
charge layer is a charge sheet of infinitesimal thickness and Eef f is the average of
the fields at Si/ Si02 and inversion-depletion interfaces. Keeping this in mind, the
mathematical formule for experimental and analytical approaches are as follows:

Experimental approach: The extraction of µeff and Eeff from simulated

IDs of p-channel MOSFETs at low drain biases is based on the following analytical
express1 ons:

L 8IDs/8VDs
Qinv

(4.1)

µeff '.::::'. -W

Eetf '.::::'.

[1JQinv

+ Qb]

(4.2)

Eai

where 71 is a constant, 17

= 1/3 is for holes and 1] == 1/2 is for electrons [22]

Qinv '.: : '. -Cox [Vas - VrH - VDs]
2

(4.3)

Qb '.: : '. -CoxK1../<Pa - VBs

(4.4)

and

In equation (4.1) to (4.4), Qinv is the inversion charge in (coulomb/cm 2) and Qb
is the depletion charge in (coulomb/cm2). Vas, VDs and VBs are the gate, drain
and backgate (body) biases. L and W are the effective channel length and width,

Cox is the gate oxide capacitance (F / cm 2 ), and

eai

is the dielectric constant of the

silicon. VrH, the threshold voltage, is defined as the intercept of the extrapolated

41

IDs vs Vas curve from its inflection point minus Vvs /2 [23]. The parameter ¢ 5 is
the surface potential at the source end of channel when VBs = OV, and K 1 is body
factor which is vf2qf..aiNA/ Cox.

Analytical Approach: The exact values of Qinu and Qb are determined from
numerical integration of detailed free charge carrier and charge depleted impurity
concentration distributions. The µef I is determined as:

µeff

=-

IDs
VJ: Qn VDs

(4.5)

and the mobile carrier density Qn for holes is obtained via numerical integration by:

Qn

= -q foYi p(y )dy

(4.6)

The drain-to-source voltage (VDs) is assumed to be small an~ the spatial variation of the local normal electric field, mobility, and electron density is assumed
to be small in the horizontal (x) direction. Since the distributions of local electric
field and free charge carriers in the inversion layer are very nonlinear, Eef I is then
determined using the following definition [23](24]:
Eeff

~

EeJJ(X =

L/2)

= Jii Ey(f'./2, y)p(L/2, y)dy
fo' p(L/2, y )dy

(4.7)

where the x coordinate points from source to drain, the vertical (y) coordinate points
from the Si/ Si0 2 interface into the channel, and Yi is the depth at which n becomes
negligible. By carrying out this procedure, the effective mobility of SOI Si Ge devices
can be calculated.
Since there are two ways to calculate µelf and Eeff, an evaluation is performed
to examine the consistency between the µeff and Ee/ f extracted from Ivs using a
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set of analytical expressions (equtions 4.1 and 4.2) and the

µeff

and

Eeff

calculated

from distributions of carriers and electric field given by the numerical simulator
(equtions 4.5 and 4. 7). The simulation results indicate those two approaches are
consistent, except at very low electric field there are some differences as shown in
Fig. 4.1. Therefore, we only use the analytical approach to calculate the effective
mobility through out this thesis.
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4.2

Simulation Setup and Data Analysis Procedure

4.2.1

Introduction to MEDICI

The two dimensional drift-diffusion device simulator MEDICI [25) was employed
in this study. MEDICI calculate the two-dimensional distributions of potential and
carrier concentrations in a given device, such as a MOSFET or a bipolar transistors,
and predicts its electrical characteristics for certain bias conditions. This is done
by solving the Poisson's equation and two current continuity equations (hole and
electron) self-consistently using a control-volume discretization and the Fermi-Dirac
statistics.
MEDICI provides non-uniform and user-controlled triangular simulation grid
and it can model any device geometry with both planar and nonplanar surface
topography.

It also provides the mechanism for auto refinement of the simula-

tion grid during the simulation process. Additional nodes are added according to
user-specified quantity such as potential or impurity concentrations. MEDICI also
provides Heterojunction Device Advanced Application Module. This module capability provides the means to perform analysis and optimization of semiconductor
devices that employ multiple semiconductor materials with varying band structure.
Both abrupt and graded heterojunction devices are allowed. All this flexibility of
MEDICI makes modeling of complicated structures like SOI Si 1 _:r:Ge:r: MOSFET
devices possible.
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4.2.2

Procedures to Setup Simulation

Simulation starts with defining the device geometry and structure, which includes
different material regions and their sizes, contact and doping profiles. Based on the
geometry and structure, a mesh has to be set up to start the simulation. The mesh is
a collection of grids (nodes) for which solutions are calculated. The correct allocation
of grid is a crucial issue in device simulation. The number of nodes in the grid has
direct influence on the simulation time. We also note that since different regions
or parts of a device have very different electric behavior, it is usually necessary to
allocate fine grid in some regions and coarse grid in others. It is desirable not to
allow the fine grid to spill over into regions where it is unnecessary in order to keep
simulation time within reasonable bounds. The meshes for devices (long and short
channel), which are studied in this thesis, are presented in Fig 4.2 and Fig. 4.3.
Notice that in the channel, interface and junctions have far more grid points than
any other places.
The general procedure for device simulation is presented in the Fig. 4.4. Order
of definitions and specifications in the Fig. 4.4 is not strictly fixed. The input deck
for our simulation with comments for each every step is also shown in APPENDIX

A.
One important aspect of the input deck is the model specification. In order for
MEDICI to simulate device, certain physical parameters like mobility, electron and
hole recombination, band-gap narrowing etc, need to be specified. MEDICI provides
different models for these physical quantities, and we have to make selections ac-
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Figure 4.2: The mesh for long channel device
cording to our needs. Selection of specific models will determine a set of phenomena
that can be analyzed in a given device. We have to be careful when interpreting of
simulation results and keep in mind model limitations.
Since the objective is to study the effective mobility of SOI Sii-:rGe:r: p-MOSFET,
the models in the MEDICI input deck are specified as follows:
1. CONMOB-Doping level dependent mobility model.

2. PRPMOB-Perpendicular electric field reduction dependent mobility model,
and other models also used in the simulation which are discussed in section
4.4.

3. FLDMOB-Carrier velocity and horizontal electric field dependent mobility
model.
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Distance (Microns)

Figure 4.3: The mesh for short channel device

4. CONSRH-SRH recombination with concentration dependent lifetime model
5. AUGER-Model for Auger recombination.
6. BGN-Model for band-gap narrowing in heavily doped regions.
Detailed explanations and applications of above listed model can be found in
[25). SiGe layer automatically has a reduced value of bandgap, depending on Ge
mole fraction. The mobility models are discussed in section 4.4.
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4.3
4.3.1

Mobility Model for the Si1-xGex Channel
Modeling the Mobility in MEDICI

Carrier mobilities in semiconductor material are determined by a large variety
of physical mechanisms. Electrons and holes are scattered by thermal lattice vibrations, ionized impurities, neutral impurities, vacancies, interstitials, dislocations,
surfaces and electrons and holes themselves. Unfortunately, many of these mechanisms, especially their interactions, are extremely complicated and hence difficult
to model [26]. In MEDICI, a dozen of mobility models are available, which model
the physical mechanisms like ionized impurities, carrier to carrier scattering, surface
scattering, velocity saturation etc. In general, modeling the mobility in MEDICI
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starts with a bulk mobility, which is then reduced by the electric filed (both vertical
and parallel electric field). The simulator also take into consideration different scattering mechanisms e.g. surface scattering, and makes necessary reduction of bulk
mobility. The following is the description of this process.
Assume that we start with the bulk mobility, which we term µn and µP ( subscripts n, p denote electrons or holes, respectively). In the low electric field, the
fundamental process for carrier scattering in a pure crystal is the interaction with
thermally generated vibrations of the atoms of the crystal. These lattice vibrations
are a function of temperature. They yield a certain value for silicon bulk mobility.
The bulk carrier mobility is further reduced in the semiconductor devices by the
scattering mechanisms in low field. The first scattering mechanism to be considered
is ionized impurity scattering. It is a function of the lattice temperature and the
local concentration of ionized impurities.
In conjunction with ionized impurity scattering one should deal with neutral
impurity scattering. However, since the impurities are almost completely ionized at
temperatures above 77K this effect is ignored. Another scattering mechanism which
one should, in principle, take into account is carrier-carrier scattering. However, for
our MOSFET devices it is of minor importance.
The next scattering mechanism is termed surface scattering. The effect is of
fundamental importance for MOS transistors since they contain a rough Si/ Si0 2
interface. Theoretically, surface scattering is comprised of many different mechanisms like surface roughness scattering, scattering by interface charges and scattering by surface phonons. Although the application to MOS structures has received a
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great deal of attention, the problem associated with conduction at surfaces have not
been investigated as deeply as one would expect. Therefore, all models which are
presently used have been constructed on a largely empirical basis with hope that
they reflect the main experimental findings as well as possible. Nevertheless, there
exist physical reasoning to support the empirical basis.
In the high field, the phenomenon we need to consider is the saturation of the
drift velocity. This effect has to be accounted for by the reduction of the mobility
since the magnitude of the drift velocity is the product of the mobility and the force
which drives the carriers i.e. the electric field.
The mobility which takes into account the lattice scattering, ionized impurity
scattering , surface scattering, velocity saturation etc, is the local mobility which we
use for the two-dimensional simulation of MOS device behavior. Detailed procedures
to select mobility models for using MEDICI are discussed in [25).

4.3.2

Modeling Mobility in Si1-zGez channel

For SOI Si 1 _xGe:x: p-MOSFET, the channel mobility is improved by confining
holes in a buried SiGe well. Improvement in channel mobility comes from two
factors: reduction of carrier scattering at Si/ Si0 2 interface by moving channel away
of Si/ Si0 2 interface, and higher in-plane hole mobility of biaxially strained Si Ge
layer.
In-plane hole mobility of a strained SiGe layer has been calculated, and has been
shown to be significant higher than that of bulk Si as shown in table 4.3.2 [17) . This
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is because the biaxial strain lifts valence-band degeneracy between heavy and light
hole bands, and the spin-orbit band is lowered in energy. This reduces intervally
scattering. Furthermore, in-plane effective mass of strained SiGe is smaller than
that of Si. Both these effects improve mobility at low and high fields.
Table 4.1: The in-plane hole drift mobility for strained Sii-:r:Ge:r: as a function of
Ge fraction with doping concentration less than 5 x 1016 cm- 3
Ge Fraction ( 3)

Silicon

53

103

153

203

253

303

Mobility ( cm 2 /Vs)

450

575

680

780

900

1000

1100

Hole confinement in Si 1-:r:Gex well PMOS, however, depends strongly on the applied gate bias. At a higher gate overdrive (higherlVos-VTHI, where Vos is the gate
voltage and VTH is the threshold voltage), holes at the Si/ Si0 2 interface dominate
channel conduction and the device behaves more like a conventional surface-channel
Si device.
As pointed out above, the two main physical characteristics of strained Sii-xGex
are band-gap narrowing and hole mobility enhancement. The band-gap narrowing
is already modeled by the Heterojunction Device Advanced Application Module of
MEDICI. The hole mobility in MEDICI is assumed the same as in silicon, which
means no hole enhancement. This would not give correct simulation results in all
cases. Therefore, we need to modify the parameters of mobility model in strained

Sii-:r:Gex. The easiest way to model the strained Si 1 _:r:Gex channel is to make the
channel have constant hole mobility as long as the holes are in the channel. When the
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holes are away from the channel, then they should be treated as rest of the silicon.
This is justifiable since Si1-xGex channel is very thin, and the holes are either inside
the channel or scatter out of the channel. We found out that the constant strained

Si 1 _xGex mobility of 250cm 2 /Vs gives best results when compared with published
data [20). Several mobility models have been tested in our study, and they will be
discussed in detail.

4.4

Carrier Mobility Models

Modeling the carrier mobility for Si bulk p-MOSFET has been studied for
decades, and many models have been developed. All models which are presently
used have been constructed to fulfill one or more of the following conditions:

1. Fully empirical based with aim to reflect the main experimental findings as well
as possible, and also with some physical reasonings to support the emperical
basis [26).
2. Semi-empirical basis with fundamental physical support, but still using parameters to fit the experimental findings as accurately as possible [27).
3. Suitable to be implemented in a device simulator of non planar devices, and
still of reasonable size in terms of CPU time, which in turn requires that the
mobility model be expressed in terms of "local" function. By local function it
is meant any single-valued and possibly continuous function of any variable,
such as electric potential, electric field, carrier concentration, etc, defined at
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any grid point of semiconductor region [27].
4. Not functions of the distance between a generic grid point and the semiconductor /insulator interface 1 .
The model for carrier mobility in silicon inversion layers and in the bulk of the
semiconductor is the one which mostly affects the accuracy of the results of the
terminal current calculation in two- and three-dimensional MOSFET simulation
programs. In the following, we will review several mobility models which are used
in this study, and modify them to model the strained Sii-xGex channel.

4.4.1

Lombardi Mobility Model (LSMMOB)

A semi-empirical model for carrier mobility in silicon inversion layers is presented
by Lombardi [27). The model, strongly emphasizing the "locality", "continuity" and
"physical" basis of mobility function, is set up in terms of a simple Matthiessen's
rule and provides a careful description of MOSFET operation in a wide range of
gate electric fields, channel impurity concentrations and temperatures. The carrier
mobility model is based on the following Matthiessen's rule:
1

1

1

1

-=-+-+µ
µac
µb
µsr
1

(4.8)

Functions of the distance between a generic grid point and the semiconductor /insulator interface is not acceptable in a general purpose device simulator as discussed by Lombardi [27].
for example, if several semiconductor-insulator interfaces are present-as in a silicon-on-insulator
structure- several distances are associated to every grid point of the semiconductor region. As a
consequence, the carrier mobility, in the general case, in a multivalued function. The same situation occurs if a single, nonplanar semiconductor-insulator interface is present. On the other hand
, the discontinuity introduced by some "degradation factor", reducing the carrier mobility only at
semiconductor-insulator interfaces, may cause results of the terminal current calculation strongly
dependent on the grid size.
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where µac is the carrier mobility limited by the scattering with surface acoustic
phonons, µb is the carrier mobility in bulk silicon, and

µar

is the carrier mobility

limited by surface roughness scattering.
In the Matthiessen-like rule expressed by (4.8), the various scattering mechanisms limiting the total carrier mobility are neatly separated. There are three
advantages as pointed out by Lombardi [27):
1. Model parameters pertaining to a specific scattering mechanism can be ex-

tracted from experimental data taken in appropriate experimental conditions
where that specific scattering mechanism is known to dominate the carrier
mobility.
2. The initial estimate of the model parameters, in fitting procedure, may be
obtained from approximate first-principles considerations and material properties of silicon.
3. More scattering mechanism may be easily included in the model without altering the structure of equation 4.8.
The mathematic expression of Lombardi model for holes are as follows:
A. Surface Acoustic Phonons -

_

µac,p

I_

C Ntotal11 ) ]:_
µac,p(EJ_, T) - (Bp El. + p R 1/3 T
i

(4.9)

Where Bp, Gp, and /3p are fitting parameters, their values can be found in [25).

Ntotal is the total local concentration, and T is temperature and E J_ is perpendicular
electric field.
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B. Bulk Mobility -

µb,p

Pc

µmax,p

µb,p = µo,pexp( Ntotal)

+ 1 + (Ntotad Cr,p )°"p

µl,p
1 + (Cs,p/Ntotal)"Y,,

(4.10)

where
T

µmax,p(T)

= µ2,p( 300)

-c,,
( 4.11)

and µo,p, Cr,p, ap, Cs,p, µc,p, µ2,p, (n and (p are fitting parameters, their values can
be found in [25].
C. Surface Roughness -

µsr,n(Ei.)

µsr,p

8p

= Ei. 2

( 4.12)

where 8n and 8P are fitting parameters,their values can be found in [25].
By using the default parameters provided by MEDICI, the relative contributions
of each components of Lombardi mobility model to the "local" effective mobility are
illustrated in Fig. 4.5. From Fig. 4.5, the "local" effective mobility at low field

E.l. is mainly determined by surface acoustic phonons, but at hight fields it is the
surface roughness that dominates.
Therefore, the modeling of strained Si 1 -:r:Gex channel is very simple. We can
properly select the parameters so that µac,p and µsr,p are much greater than µb,p in
the strained Sii-:r:Gex channel region. µb,p then dominates in the region, and the
total µ is nearly constant. The magnitude of µb,p is determined by µmax,p which can
be easily set to any value we need.
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4.4.2

Yamaguchi Mobility Model (PRPMOB)

Drift velocity in bulk Si saturates in the high field region. In order to simulate
the v- E relation, several field-dependent mobility models have been proposed [28] ,
[29). Functions which vary as E- 1 in a high field, for example, µo{l

+ (E / Ec)/3}-l//3,

piece-wise linear approximation, etc., are frequently used. These are empirical but
useful as design aids.
Thornber [30] theoretically studied the relation of drift velocity to low-field mobility and high-field saturation velocity for bulk Si, based on the Boltzmann transport equation. The following are interesting results under uniform field conditions
and in steady state:
1. If the rates associated with all scattering processes are increased by the same
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numerical factor, then the saturation velocity is unaltered.
2. If the magnitude of the momentum is scaled so as to alter the saturation
velocity, then the mobility is left invariant.
Based on above findings, the low-field mobility and saturation velocity could
serve as independent parameters in discussing v - E relation. Also, the parameters, measured and determined under uniform field conditions, can be used under
nonuniform field conditions.
There are significant difference between the bulk Si and MOSFET, when the drift
velocity is studied. A MOSFET fundamentally operates under the influence of two
external forces. One is the gate field which induces carriers in the inversion layer and
constructs a narrow channel. The other is the drain field which transports carriers
from the source to the drain. These two fields must be defined regarding v - E
relation. Yamaguchi, based on the theoretical study of Thornber [30], presented
the v - E relation for the MOS interface as follows:
Vd

= µ( N, Eos )EDsf (N, Eas, EDs)

(4.13)

where EDs and Eos are electric field to source for drain and gate respectively.

µ( N, Eos) is low field mobility, which consists of a factor with the impurity density
dependence and a factor that is dependent on the gate field Eas. The last term

J(N, Eas, EDs) expresses velocity saturation effect which is not our main concern
in this thesis. Detailed discussion of this term can be found in [21].
Effects of the surface quantization and the surface roughness scattering on the
low-field mobility µ( N, Ea) can be phenomenologically treated as a dependence on
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the gate field. As an empirical expression which fits experimental results very well,
the gate field dependence is assumed to be of the following form [31]

g(Eas) = (1

+ a.Easr 112

(4.14)

The low drain-field surface mobility is then expressed as

µ(N, Eas) = µ(N) x g(Eas)

(4.15)

Equations (4.14) and (4.15) are an empirical expressions, but they fit well the
experimental data. This model is also known as Yamaguchi mobility model. the
present mobility model can be applied to any range of gate and drain field. In the
strained Si1-xGex channel, in oder to make the channel have constant mobility, we
need to choose a small enough to get rid of gate field Ea dependence.

4.4.3

Enhanced Surface Mobility Model (SRFMOB)

The enhanced surface mobility model, which is provided by MEDICI, takes into
account phonon scattering, surface roughness scattering, and charged impurity scattering. This model is emperical by nature, and can be described by the following
expressions:

1 = -(
1 E e ff l.1P)k + -(
1 E e ff l.1P)k2,, + -(
1 E effl.,P)ks,,
__
6
1,,

µeff,p

µPl

10s

µP2

10s

µPS

10

(4.16)

This model is dependent on the perpendicular electric field only at the Si/ Si0 2
interface. Hence, the simulation results is dependent on the grid. By adjusting the
spacing of grid, the value of µef f can be changed.
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HP Mobility Model (HPMOB}

4.4.4

This is a model developed at Hewlett-Packard, and it takes into account dependence on both parallel and perpendicular electric fields relative to the direction of
current fl.ow. The expressions for the model are as follows:

µp

µ.l,p

=

(4.17)

1+
The expression for

µ.L,p

is given by

µpo

µ.L,p

= 1

+ El.,p

(4.18)

Ep

Where Vcp, GP, VaP and Ep are fitting parameters, and the default values can be found
in MEDICI [25]. Using this model in the strained Si 1 _:r:Ge:r: channel, parameters
can be choose to ensure that µP is constant in that region. This can be achieved by
setting all the fitting parameters very large.

4.5

Simulation Results

By using above discussed mobility models, the long channel and short channel
devices presented in chapter 3 have been simulated by using two-dimensional device
simulator MEDICI. Note that the effective mobility is our concern in this section.
The simulation results are presented in the following sections. In general, all simulation results indicate that SiGe channel device can significantly improve the effective
mobility up to 100% over the bulk devices. Detailed discussion about the agreement
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and disagreement with published experimental data are presented in the following
sections.

4.5.1

Grid Sensitivity of Mobility Model

The above reviewed mobility models can be classified into two categories:
1. Mobility model, i.e. Enhanced Surface Mobility Model (SRFMOB2), is de-

pendent on transverse electric field only at the Si/ Si0 2 interface.
2. Mobility models, i.e. Lombardi Mobility Model (LSMMOB), Yamaguchi Mobility Model (PRPMOB) and HP Mobility Model (HPMOB), are dependent
on vertical electric field anywhere in the device.
Mobility model in the first category degrade the mobility of the carriers only at
the Si/ Si0 2 interface, hence, the current reduction is dependent on the number of
carriers associated with the nodes at the Si/ Si0 2 interface. In order to account for
all carriers located at the nodes of Si/ Si0 2 interface, the vertical grid spacing has
to be setup larger than the inversion layer width. This makes results obtained by
using SRFMOB2 not only dependent on grid (spacing) but also on the gate bias
since this gate bias determines the vertical distribution of carriers and the width of
the inversion layer. Given these uncertainties, it should be avoided and used only as
a last resort. Results in Fig. 4.6 indicates a large variation of effective mobility µef f
with grid. The best fit requires grid spacing of 75A. PRPMOB model results are
taken as a reference due to its extensive experimental verification and insensitivity
to the grid spacing.
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Figure 4.6: Effective hole mobility vs effective transverse field for Si and Si 0 .7 Ge 0 .3
devices using SRFMOB2 mobility model. Three grid spacings: 25, 30 and 75A, at
top Si/ Si0 2 interface are used
Mobility models in category two depend on the vertical electric field and are grid
independent. Therefore, the results are more consistent and more reliable than the
model in category one.

4.5.2

The Long Channel SOI SiGe p-MOSFET

When SRFMOB2 is applied to SiGe device without any modification, µeff from
Fig. 4. 7 is obtained. When compared with experiments in [6], the improvement is
already large enough to account for the experimentally observed improvements of
40-903. Therefore, in this model the removal of carriers from the interface can, on
its own, account for the observed µef f increase.
Category two models are essentially independent of where the hole flow occurs.
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Figure 4.7: Hole effective mobility in Si 0 .1Ge0 .3 p-channel SOI MOSFET using SRFMOB2 and 75A grid spacing.
For any change in

µef f

to occur they require that the low-field mobility

µ0

inside

the SiGe channel be increased. In strained SiGe µ 0 is expected to roughly double
[17). The results for

µeff

with doubled

µo

in SiGe channel are given in Fig. 4.8.

Compared with experimental results given by [6] which indicates that mobility in the
channel is 181cm2 /Vs, the results in Fig. 4.8 are too high for low field. But Nayak
and et al [6) also pointed out that their device is based on SIMOX which has low
mobility due to the presence of a large number of interface states. Compared with
bulk Si device, the

µef f

for Si Ge device is 40% to 90% larger which is consistent

with results reported by Nayak et al [6] and Garone [11]. Unlike other models,
HPMOB exhibits improvement even at very large effective fields Eeff when holes
are predominantly at the top interface and

µef f

is expected to revert to Si values;
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experimental data, however, is lacking in this regime. Even though the effective
mobility seems correct with the double the "local" mobility in the channel, but The
results for transconductances 9m are presented in Fig. 3.5. The category two models
(only PRPMOB is shown) show two peaks that are associated with conduction along
bottom and top interface of SiGe channel. This behavior has not been observed in
experiments. To correct this it is necessary to make the mobility in SiGe channel
bulk-like, by, e.g, neglecting the mobility dependence on transverse field inside Si Ge
channel. Also, no increase in low-field mobility is needed. µef f and 9m for the this
case are shown in Fig. 4.8 under PRPMOB* label. As expected, 9m is virtually the
same for SRFMOB2 and PRPMOB*.
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4.5.3

The Short Channel SOI SiGe p-MOSFET

Unlike the long channel device, the simulation of short channel device is based
on the fixed Si Ge channel mobility of 250cm 2 /Vs. In Fig. 4.9, with the use of
LSMMOB mobility model, the simulated effective mobility

µeff

is compared with

experimental data in (20]. The results are reasonably close given the condition that
experimental data is based on a very long channel (100µ) and the threshould voltage
is unknown.
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Figure 4.9: Simulated and experimental hole effective mobility with graded SiGe
channel.

In Fig. 4.10, category two models are used on the short channel bulk SiGe
p-MOSFET. Compared with bulk p-MOSFET, the effective mobility presents more
than 1003 enhancement and over a wide range of Ee! f. This is due to graded channel
and p+ spike (more detailed discussion in chapter 5). We also noticed that PRPMOB
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and LSMMOB give close effective mobility, and HPMOB gives substantially higher
value.
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Figure 4.10: Hole effective mobility in bulk graded SiGe p-channel MOSFET.

In Fig. 4.11, category two models are used on the short channel SOI SiGe p-

MOSFET. The simulation results are similar to Fig. 4.10. Compared with SOI
p-MOSFET, the effective mobility presents more than 1003 enhancement over a
wide range of Eeff· This is due to graded channel and p+ spike. PRPMOB and
LSMMOB give almost identical effective mobility, while HPMOB also gives values
very close to PRPMOB and LSMMOB ones.
In Fig.

4.12, LSMMOB model is used to make a comparison between dif-

ferent devices. The SiGe device which include bulk SiGe p-MOSFET and SOI
SiGe p-MOSFET have about 1003 effective mobility improvement over both SOI
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Figure 4.11: Hole effective mobility in SOI graded SiGe p-channel MOSFET.

p-MOSFET and bulk p-MOSFET. This improvement has been experimentally observed [11].
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Chapter 5

DESIGN PARAMETERS AND
THEIR INFLUENCE ON
EFFECTIVE MOBILITY
In chapter 4 the effective mobility of long and short channel devices with fixed
device parameters were discussed along with the mobility modeling issues. We will
carry further the study of effective mobility in this chapter by looking at some of
the design parameters which will influence the effective mobility of the device.
One of the SOI SiGe MOSFET design objectives is to maximize the device
transconductance. This can be accomplished by maximizing the number of high
mobility holes confined to the SiGe channel while minimizing the density of low mobility holes which flow at Si/ Si0 2 interface. The critical design parameters are the
choice of gate oxide thickness, silicon cap thickness, gate material, threshold voltage, Si 1 _xGex profile and back-gate voltage. Given the interest in effective mobility,
we are going to study the influence of silicon cap thickness, Si 1 _xGex profile and
back-gate voltage on the effective mobility. The impact of these design parameters
on device performance is investigated with the use of two-dimensional device simulation program MEDICI. All simulations discussed in this chapter are performed
for short channel device with n+ polysilicon gate which was discussed in Chapter 3.

68
Also keep in mind that SiGe channel (local) mobility is kept on constant with value
of 250cm.2 /Vs and independent of mole fraction of SiGe channel. Therefore, all
the results in this chapter address only the issue of hole confinement.

5.1

Influence of Silicon Cap Thickness on µeff

To maximize the gate-to-channel capacitance and hence increase the SOI SiGe pMOSFET transconductance, it is important to minimize the thickness of the silicon
cap. MEDICI simulations indicate that decreasing the Si cap thickness increases
the hole confinements in the SiGe channel. This is illustrated in Fig. 5.1 where the
integrated hole density along the y-axies is plotted. For icAP

= 25A, nearly all the

holes are confined in the SiGe channel even with gate voltage Vos

= -2.0V,

only three fourths of holes are confined in the Si Ge channel with tcAP

while

= 50A.

The effective mobility µef f is shown in Fig. 5.2 which demonstrates that the
effective mobility µeff for tcAP

= 25A is greater than

that of tcAP

= 50A.

This is

because the hole confinement for tcAP = 25A is better than that of tcAP = 50A.
The improved transconductance for tcAP

=

25A can be seen from Fig. 5.3. In

general, we can conclude that a thin Si cap results in better performance of SOI
SiGe p-MOSFET. However, as pointed out by Verdonckt-Vandebroek and et al in

[20], several trade-offs affect SOI Si Ge p-MOSFET's with thin Si cap. A thin Si
cap layer does not permit a thermal re-oxidation of the source and drain areas after
polysilicon gates are etched. In addition, since the current flows less than 25A away
from the gate oxide, interface scattering will degrade the hole mobility. Conversely,

69
.

-

!

········T······ .......... ,................... ,................... ,........ f..... .

4.225e+12

'
··r·

u

3.225e+12

i

I
··T······
j

0

a)

0

2.225e+12

"O

a)

I

~Jl/·" · =· "-: !-• ·_,· =: =: '-· ·- · ., . i-·• -· · -+i-· -· ·-,;- . A:~

·i···················-i·-··········

a)

~

6D
]

----~----

j
I

c::
a)

-::c

I

r··

'-'
c;n

.1llllii..

I

NE

.E'

~-----------;I

SiGeiChanneik2.5 nm Cap) I

···················1 __
1.225e+12

••• -.•.•-•••-•••-••• -••••

...;...........i ................. , ...

2.25e+l 1

• •-•• -•• -••.-.•• -••••. ,._•,•--.•-....--'
....

····+· .....:................ -'.....

···········

I
I

0

0.01

0.02

Depth (Micron)

Figure 5.1: The hole confinement for SOI SiGe p-MOSFET with tcAP
Vvs = 0.05V, Vos = 2.0V and channel width 80A.

= 50A

and

tcAP = 25A with

with a thin Si cap, the holes in the SiGe channel flow closer to the gate and the
channel-to-gate capacitance increases. Therefore, the Si cap thickness needed to
optimize the transconductance is determined by mobility/ capacitance tradeoff.

5.2

Influence of Si1-xGex Profile on µef f

Hole confinement in the Si Ge channel is also dependent on the shape of the Si Ge
channel and Ge mole fraction. To maximize the hole concentration in the Si Ge
channel and insure adequate confinement up to high gate voltages, a large valence
band discontinuity at the top Si/SiGe heterojunction is required, but pseudomorphic epitaxial SiGe films are highly strained and must remain stable throughout
device fabrication. This places a limitation on a Si 1 -:r:Ge:r: thickness that can be

70
600.0

r---=-:-~------...,.------------.

-·SOI SiGe p-MOSFET with tear = 5nm
SOI SiGe o-MOSFET with t.. = 2.5nm

.en

~

NE

--

400.0

u

>.
.-::

:g
:E
<1)

200.0

·······i··· -

0
::t

0.0 ~---'----:-'-::---_:__ __:__ _.l___
0.0
0.5
1.0

_J
1.5

Effective Electric Field (MV/cm)

Figure 5.2: The effective mobility for SOI SiGe p-MOSFET with tcAP
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= 50A and

grown without the relaxation of compressive stress. This maximum thickness is
called critical thickness and is inversely proportional to the germanium dose (dose
is integrated Ge concentration). On the other hand, increased germanium fraction
increases the valence band discontinuity and improves the hole confinement. For
high gate voltage, where we want to improve the hole confinement, the majority
of the holes is at the front Si/ Si 1 _:r:Ge:r: interface. In order to get the maximum
from two conflicting requirements on Ge dose, a graded Si 1 -:r:Ge:r: channel has been
introduced [20][19]. It has a large germanium mole fraction on top and small one at
bottom to keep the dose under critical value. In addition, introducing the graded
channel creates the following benefits:
1. A quasi-electric field is induced in the channel, and it is directed from the sub-
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strate toward the gate, thereby pushing the holes towards the top Si/ Sii-xGex
interface, where the Ge mole fraction and mobility are the highest. This results
in a better gate control and steeper turn-on at low gate voltage. Obviously,
in order to improve the transconductance of the MOSFET , silicon cap and
gate oxide thickness must be minimized in order to increase the gate-channel
capacitance. This also increases the number of holes in the channel for the
same gate voltage.
2. In addition to improving mobility, the large Ge mole fraction near the top of
the channel provides a larger barrier in the path of high energy holes that try
to transfer from the SiGe channel to Si cap layer. The expected outcome is
a performance leverage over a wider range of gate voltages as compared to Si
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or uniform channel SiGe devices, which are demonstrated in Fig. 5.4 and Fig.
5.5.
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Figure 5.4: The effective mobility for SOI SiGe p-MOSFET with graded channel
from 50% at top to 0% at bottom of Si Ge channel

Both uniform and graded channel SOI SiGe p-MOSFET with different mole
fractions have been simulated. The LSMMOB model has been used for all of the
simulations with Si Ge channel mobility set at 250cm2 /Vs. All the device parameters
are the same as indicates in the chapter 3. There are three kinds of comparisons
which will be presented here:
1. Comparing devices with different uniformly distributed Ge mole fractions in

the channel.
2. Comparing a device with a graded channel with a device of the same average
Ge mole fraction but uniformly distributed.
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Figure 5.5: The effective mobility for SOI SiGe p-MOSFET with graded channel
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3. Comparing devices with different grading.

Uniform doped channel: There are three uniform doped channel devices
with Ge mole fraction 253, 353 and 453 respectively. The results for these devices
have been illustrated in Fig. 5.6, and they indicate that the channel with 353
Ge concentration has better effective mobility

µef f

than that of the channel with

253 and 453 Ge concentration, which is consistent with theoretical analysis and
experimental findings [20)[19].

Graded channel vs Uniform doped channel: Two SiGe channel grading
schemes, i.e. graded profile with 453 Ge at the top and 253 at bottom (hereafter, we
call it grading A), and graded profile with 503 at top and 03 at bottom (hereafter,
we call it grading B), have been simulated. The simulation results are presented in
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Figure 5.6: The effective mobility for SOI SiGe p-MOSFET with uniform doped
channel, the Ge mole fraction are 25%, 35% and 45% respectively.
Fig. 5.5 and , Fig. 5.4. Notice that the average Ge mole fraction for grading A
and grading B are 35% and 25% respectively. Fig. 5.5 demonstrates that graded
channel with grading A have significantly improved effective mobility µef f over the
uniform doped channel with 35% Ge mole fraction. The same is true for graded
channel with grading B.
Graded channel vs graded channel: The grading A channel and grading channel

B are also compared with each other. Fig. 5. 7 demonstrates this comparison. The
results indicate that the SiGe channel with graded profile of grading B has much
better effective mobility than the device with SiGe channel of graded profile of
grading A even though the average Ge mole fraction of graded profile of grading
B is smaller. This further confirms that higher Ge mole fraction at top and large
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gradient of Ge mole fraction result in much better hole confinement.
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Figure 5. 7: The effective mobility for SOI Si Ge p-MOSFET with two different graded
channel i.e. 453 to 253 graded channel and 503 to 03 graded channel

Transconductance: The transconductances of the devices with above mentioned

graded channels are presented in Fig. 5.8. The results demonstrate that transconductance of the device with grading B is somewhat smaller than the device with
grading A, which also demonstrates the trade off between gate capacitance and
mobility.

5.3

Influence of Back-Gate Voltage on µeff

The issue of back-gate bias is important because p-MOS in SOI CMOS circuit
may be at constant back-gate bias, for example, in SOI inverter, the back gate
(the underlying silicon wafer) is common to both n- and p-type devices and it is
usually grounded. Hence, the back-gate voltage is OV for the n-channel device, but
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Figure 5.8: The transconductance for SOI SiGe p-MOSFET with two different
graded channel i.e. 453 to 253 graded channel and 503 to 03 graded channel
it is equal to - Vvv for the p-channel transistor (the source voltage being always
used as a reference). As a consequence, SOI p-channel transistors have usually to be
designed for operating with a back-gate bias. Therefore, one of the major differences
between SOI and bulk design is difference in body effect and in body /back gate bias
conditions. The body effect in thin film SOI devices, which is dependent on backgate bias, is significant if we are to determine performance of a circuit using this
SOI CMOS technology. Hence, to understanding the behavior of effective mobility
µef f with respect to back-gate bias is very important. For different back-gate bias

(OV, -2.5V, and -5V), the effective mobility

µeff are obtained from MEDICI and

simulation results are presented in Fig. 5.9. Fig. 5.9 reveals that low field effective
mobility µeff decreases with decreasing the back-gate bias, but the changes are
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small; high field

-

µef f

600.0

is even less affected.
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Figure 5.9: The influence back-gate bias on effective mobility of SOI SiGe pMOSFET

Chapter 6

CONCLUSIONS
6.1

Main results

In this thesis, two-dimensional numerical simulation was used to study and

model effective channel mobility of SOI SiGe p-MOSFET. Using the device simulator MEDICI, a long channel device and short channel device were constructed by
following the devices presented by Nayak and et al [6) and Verdonckt-Vandebroek
et al (20], respectively. Specifically, by using these two devices, we have fulfilled
following two objectives:
1. Studying and modeling effective carrier mobility (µef f) of SOI Si Ge p-MOSFET.

The issues include the modeling of the mobility in the SiGe channel, and investigation of the suitability of mobility models provided by simulator MEDICI
for studying SOI SiGe p-MOSFET. There are four mobility models that are
involved in this study: 1) Enhanced surface mobility model (SRFMOB2); 2)
Mobility dependence on perpendicular field (PRPMOB); 3) Lombardi surface
mobility model (LSMMOB); 4) Hewlett-Packard mobility model (HPMOB).
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2. Investigating the influence of design parameters on effective carrier mobility
(µeff)

of SOI SiGe p-MOSFET. These parameters include the Si-cap thickness,

Ge profile (mole fraction of Ge in Si 1 _:r:Ge:r: and the manner of grading in the
channel) and back-gate bias.
Based on the mobility model and the method of simulation explained in previous
chapters, we conclude that:
• Modeling the mobility in SiGe channel of p-MOSFET can simply be treated
like a bulk silicon with mobility 250cm 2 /V - s. Simulation reveals this treatment generates reasonably good effective mobility µef f when compared with
experimental results.
• Mobility models used in this study can be classified into two categories; Category one is the mobility model (SRFMOB2) that depends on transverse electric field only at Si/ Si0 2 interface. Therefore, the effective mobility is a
function of grid spacing at Si/ Si0 2 interface. When this model is used, special cautions should be paid to this grid spacing dependence in order to avoid
incorrect modeling. Category two consists of the mobility models (PRPMOB,
LSMMOB and HPMOB) that depend on transverse electric field anywhere in
the device. Simulation proves that PRPMOB and LSMMOB produce very
good results and are insensitive to the grid spacing. HPMOB gives slight
over-estimation of effective mobility µef f.
• Study reveals that graded SiGe channel presents nearly 100% improvement
of effective mobility µef f for p-MOSFET over its bulk counterpart. This im-
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provement is sustained up to gate voltage of 2.5 V. Simulation also indicates
that better improvements for effective mobility µeff require higher Ge concentration at the top of SiGe channel with steeper grading.
• Silicon cap thickness can significantly influence the effective mobility µef f
In general, thiner silicon caps result in better effective mobility µef f, but the
thickness is limited by physical limitations of manufacturing process, and the
trade-off with surface scattering.
• The influence of back-gate bias on effective mobility µeff is not significant,
hence, SOI SiGe MOSFET is well suited to building CMOS circuits.

6.2

Suggestions for further Study

This study focus on effective mobility of SOI SiGe p-MOSFET as well as some
related design issues, which are only some of the aspects of SOI SiGe p-MOSFET
operation and design and there are many things to be done. Among them are:
• Further Study of µeff: Further study of µeff with more complete and more

readily available experimental data. The scope and the final results of this
thesis were limited by a lack of reliable and systematic data.

• Small Signal Analysis: Figures of merit for Steady-state d.c (transconductance, subthreshold characteristics and etc) along can not be sufficient describe device performance; Study presented in thesis should be extended to
steady-state small-signal a.c analysis.
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• Deep-Submicrometer Channel Design for SOI SiGe MOSFET: As we move

to higher and higher frequencies of operation, this requires even short channel
length. A careful examination of the design tradeoffs focusing on short-channel
effect, drain-induced barrier lowering, effective channel mobility and transconductance in the deep-submicrometer region is necessary.
• Channel Profile Engineering: In this thesis, effective inversion hole mobility

was studied. Channel profile engineering study should be extended to maximize effective mobility while maintaining acceptable short-channel effects and
threshold voltage.
• Low Voltage Operations: Supply voltage reduction from 5V to 3V is main-

stream trend, and further reduction is imminent. Circuit operation at low
voltages helps to circumvent several device level problems, such as device
breakdown attributed to impact ionization and short channel effects. Low
voltage operation also introduces performance reduction related concerns such
as the necessary and problematic reduction and control of threshold voltages,
reduction in drive currents, and increase in proportional effects of parasitic
capacitances. Hence, to study the relationships between performance criteria and various design parameters for low voltage operation is essential for
designing better SOI SiGe MOSFET.

Appendix A
The MEDICI Input Deck for
Short Channel Device Simulation
The following MEDICI input deck is to generate the mesh of 0.25µ device.

COMMENT
COMMENT

DEVICE DEFINITION
LCH=CHANNEL LENGTH

ASSIGN

NAME=LCH N.VALUE=0.25

COMMENT
COMMENT
COMMENT
COMMENT
COMMENT
COMMENT

TSI=THICKNESS OF THE SILICON IN TOTAL
NDOP= SUBSTRATE DOPING LEVEL
JUL= SOURCE AAND DRAIN JUNCTION LENGTH

ASSIGN
ASSIGN
ASSIGN
ASSIGN

NAME=NDOP
NAME=TSI
NAME=JUL
NAME=XDOP

COMMENT
COMMENT
COMMENT
MESH
X.MESH
X.MESH
X.MESH
X.MESH
X.MESH
X.MESH

************************************************
SPECIFIY SOME VARIABLES

================================================

N.VALUE=1.0e17
N.VALUE=1.0
N.VALUE=0.11
N.VALUE=0.09

************************************************
SPECIFY A RECTANGULAR MESH (X AND Y)

================================================
SMOOTH=1 OUT.FILE=pMOS.ngate.sige.mesh
WIDTH=0.25 H1=0.08 H2=0.02
WIDTH=0.15 H1=0.05 H2=0.04
WIDTH=©XDOP H1=0.04 H2=0.01
WIDTH=©LCH H1=©LCH/60 H2=©LCH/60 H3=©LCH/8
WIDTH=©XDOP H1=0.01 H2=0.04
WIDTH=0.15 H1=0.04 H2=0.05
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X.MESH

WIDTH=0.25 H1=0.02 H2=0.08

Y.MESH
Y.MESH
Y.MESH
Y.MESH
Y.MESH
Y.MESH
Y.MESH
Y.MESH

N=1
L=-0.007
N=4 L=O.
DEPTH=0.01 H1=0.0025
DEPTH=0.01 H1=0.0025
DEPTH=0.01 H1=0.0025
DEPTH=0.01 H1=0.0030
DEPTH=0.02 H1=0.0025
DEPTH=©TSI-0.15 H1=0.003 H2=0.2

COMMENT
COMMENT
COMMENT
ELIMIN
ELIMIN

***********************************************
ELIMINATE SOME UNNECESSARY NODES

COMMENT
COMMENT
COMMENT
REGION
REGION
REGION
REGION
+

COMMENT
+

ELECTR
ELECTR
ELECTR
ELECTR
COMMENT
COMMENT
COMMENT
COMMENT
PROFILE
+

COMMENT
PROFILE
+

===============================================
COLUMNS Y.MIN=©JUL+0.06
COLUMNS Y.MIN=©JUL+0.06 X.MIN=0.4 X.MAX=0.8
***********************************************
SPECIFY OXIDE AND SILICON REGIONS

===============================================
NUM=1
NUM=2
NUM=3
NUM=4

SILICON
OXIDE Y.MIN=-0.007 Y.MAX=O.
OXIDE Y.MIN=0.05 Y.MAX=0.45
SIGE Y.MIN=0.005 Y.MAX=0.013 X.MOLE=0.45
X.END=0.25 Y.LINEAR

ELECTRODES: #1=DRAIN, #2=GATE, #3=SOURCE,
#4=SUBSTRATE
NUM=1 X.MIN=2*©XDOP+©LCH+0.55 Y.MAX=0.050 VOID
NUM=2 X.MIN=0.35 X.MAX=©LCH+2*©XDOP+0.45 TOP
NUM=3 X.MAX=0.25 Y.MAX=0.050 VOID
NUM=4 BOTTOM
*************************************************
SPECIFY IMPURITY PROFILES AND FIXED CHARGE

=================================================
SUBSTRATE DOPING
N-TYPE N.PEAK=©NDOP Y.MIN=0.013 Y.MAX=©TSI
UNIFORM
P+ SPIKE
P-TYPE N.PEAK=7.0E18 Y.MIN=0.02 Y.CHAR=0.002
XY.RAT=2.5
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COMMENT
PROFILE

LOAD THE PREDEFINED CHANNEL DOPING
1D.ASCII IN.FILE=read_in_n.file Y.COL=3 N.COL=4

+

SPECIFY THE SOURCE AND DRAIN DOPING
P-TYPE N.PEAK=5.0E20 X.MIN=O.O WIDTH=.49
XY.RAT=0.1 Y.MIN=0.04 Y.MAX=0.07 Y.CHAR=0.023
P-TYPE N.PEAK=5.0E20 X.MIN=©LCH+2*©XDOP+0.31
WIDTH=.49 XY.RAT=0.1 Y.MIN=0.04 Y.MAX=0.07
Y.CHAR=0.023

COMMENT
COMMENT
COMMENT
INTERFACE
CONTACT

*************************************************
SPECIFY THE INTERFACE AND CONTACT
=================================================
REGION=(1,2) QF=1E11
NUM=2 N.POLYSI PRINT

COMMENT
COMMENT
COMMENT
MODELS
MOBILITY

**************************************************
SPECIFY PHYSICAL MODELS TD USE

COMMENT
COMMENT
COMMENT
SYMB
METHOD
SOLVE

**************************************************
SOLVE FOR EQUILIBRIUM

COMMENT
PROFILE
+

PROFILE
+

==================================================
CONMOB PRPMOB FLDMDB CONSRH AUGER BGN PRINT
ECP.MU=1E10 PRINT SIGE PR.TABLE

==================================================
CARRIERS=O
ICCG DAMPED
V1=0.0 V2=0.0

The following is the input deck for MEDICI, the purpose of this deck is to input
the mesh, which is generated from above MEDICI file, then solve for different bias
point.

Those solutions from this MEDICI file will serve as date source for the

postprocess (i.e. to calculate the effective mobility)

COMMENT
COMMENT
+
COMMENT

***************************************************
ELECTRODES: #1=DRAIN, #2=GATE, #3=SOURCE,
#4=SUBSTRATE
===================================================
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ASSIGN

NAME=OUTPUTF1 C.VALUE=PMOS.NGATE.SIGE.MESH DELTA=1

COMMENT
MESH

READ IN THE MESH STUFF AS GENERATED BY GRID.GEN
INFILE=©OUTPUTF1

COMMENT
COMMENT
COMMENT

SPECIFY PHYSICAL MODELS TO USE

MODELS

LSMMOB FLDMOB CONSRH AUGER BGN PRINT

COMMENT
COMMENT
COMMENT
COMMENT

***************************************************

***************************************************

===================================================

CHANGE PARAMETERS OF LSMMOB TO ENSURE THE CONSTANT
MOBILITY IN SIDE THE SIGE CHANNEL

===================================================

MOBILITY MUP2.LSM=250.0 EXP4.LSM=2.0 DP.LSM=1.0E+20 SIGE PRINT
COMMENT
COMMENT
COMMENT

====================================================

SYMB
METHOD
SOLVE

CARRIERS=O
ICCG DAMPED
V2=0 V1=0

COMMENT
COMMENT

****************************************************
INITIAL SOLUTION, REGRID ON POTENTIAL

*****************************************************

+

OBTAIN INITIAL GATE BIAS WITH DRAIN=O, USING 2-CARRIER
NEWTON

COMMENT

=====================================================

SYMB
METHOD
SOLVE
SOLVE
LOG

CARRIERS=2 NEWTON
AUTONR
V1=0.0 V2=0 ELEC=1 VSTEP=-0.02 NSTEP=3
Vi=-0.05 V2=0 ELEC=2 VSTEP=0.05 NSTEP=10
IVFILE = DC_SOI_CSF

SOLVE

Vi=-0.05 V2=0.5 ELEC=2 VSTEP=-0.05 NSTEP=9

COMMENT

****************************************************

86
COMMENT

SOLVE FOR DIFFERENT BIAS POINTS

COMMENT

====================================================

LOOP
ASSIGN
ASSIGN
ASSIGN
SOLVE
PLOT .1D

STEPS = 20
NAME=OUTPUT2 C.VALUE=HOLES_INT_005 DELTA=5
NAME=VV2 N.VALUE=-0.05 DELTA=-0.05
NAME=OUTPUTS1 C.VALUE=SOLUTION_005 DELTA=5
Vi=-0.05 V2=©VV2 SAVE.BIA OUTFILE=©OUTPUTS1
HOLES INTEGRAL X.START=0.6333 X.END=0.6333
Y.START=O.O Y.END=1.0 OUTFILE = ©OUTPUT2

+

L.END
LOOP
ASSIGN
ASSIGN
ASSIGN
SOLVE
PLOT.1D

STEPS = 15
NAME=OUTPUT3 C.VALUE=HOLES_INT_100 DELTA=10
NAME=OUTPUTS2 C.VALUE=SOLUTION_100 DELTA=10
NAME=VV3 N.VALUE=-1.0 DELTA=-0.1
V1=-0.05 V2=©VV3 SAVE.BIA OUTFILE=©OUTPUTS2
HOLES INTEGRAL X.START=0.6333 X.END=0.6333
+
Y.START=O.O Y.END=1.0
OUTFILE = ©OUTPUT3
L.END

Bibliography
[1] J .-P. Colinge, "Thin-film soi devices: A perspective," Microelectronic Engineering, vol. 8, pp. 127-147, 1988.
[2] K. Suma et al., "An soi-dram with wide operating voltage range by cmos/simox
technology,'' IEEE Journal of Solid-State Circuits, vol. 29, pp. 1323-1328, Nov.
1994.
[3] Y. Kado et al., "A 1-ghz/0.9-mw crnos/sirnox divide-by-128/129 dual-modulus
prescaler using a divide-by-2/3 synchronous counter," IEEE Journal of SolidState Circuits, vol. 28, pp. 513-517, April 1993.
[4] T. Tatsumi et al., "Si/Ge0 .3 Si 0.7/Si heterojunction bipolar transistor made with
si molecular beam epitaxy," Appl. Phys. Lett., vol. 52, p. 895, 1988.
[5] G. Patton et al., "Silicon-germanium-base heterojunction transistors transistors
by molecular beam epitaxy," IEEE Electron Device Letters, vol. 9, p. 165, 1988.
[6] D. K. Nayak et al., "High-mobility GeSi PMOS on SIMOX," IEEE Electron
Device Letters, vol. 14, Nov. 1993.
[7] J .-P. Colinge, "Thin-film soi technology: The solution to many submicron cmos
problems,'' IEEE IEDM, p. 34, 1989.
[8] Y. J. Mii et al. Apply. Phys. Lett., vol. 59, p. 1611, 1991.
[9] D. Tobben et al. Phys. Rev., vol. B 46, p. 4344, 1992.
[10] K. Ismial et al. IEEE Trans. Electron Device Lett., vol. 13, p. 229, 1992.
(11] P. M. Garone et al., "Hole mobility enhancement in mos-gated gexsi 1_x/ si
heterostructure inversion layers,'' Solid-State Electronics, vol. 13, no. 1, pp. 5658, 1992.
[12] R. People and J. C. Bean Appl. Phys. Lett., vol. 48, p. 538, 1985.
[13] T. Yamada and D. Ferry, "Monte carlo simulation of hole transport in strained
GexSi1-x,'' Solid-State Electronics, vol. 38, no. 4, pp. 881-890, 1995.
[14] R. People, "Physics and applications of GexSii-x/si strained-layer heterostructures," IEEE Journal of Quantum Electronics, vol. QE-22, p. 1696, 1986.

88

[15] C. G. van de Wall and R. M. Martin, "Theoretical study of Si/Ge interface,"
J. Vac. Sci. Technol., vol. B3, p. 1256, 1985.
[16) S. K. Chun and K. L. Wang, "Effective mass and mobility of holes in strained
Sii-xGex layers on (001) Sii-yGey substrate," IEEE Transactions on Electron
Devices, vol. 39, pp. 2153-2164, Sept. 1992.
(17) T. Manku et al., "Drift hole mobility in strained and unstrained doped Si 1 _xGex
alloys,'' IEEE Trans. Electron Devices, vol. 40, p. 1990, 1993.
[18) S.M.Sze, Physics of Semiconductor Devices. John Wiley and Sons, 1981.
[19] S. Voinigescu et al., "2D numerical investigation of the impact of compo-

sitional grading on the performance of submicrometer Si-SiGe MOSFET's,''
IEEE Transactions on Electron Devices, vol. 42, no. 6, pp. 1039-1045, 1995.
(20) S. Verdonckt-Vandebroek et al., "SiGe-channel heterojunction p-mosfet's,''
IEEE Transactions on Electron Devices, vol. 41, no. 1, pp. 90-101, 1994.
[21] K. Yamaguchi, "A mobility model for carriers in the MOS inversion layer,"
IEEE Transactions on Electron Devices, vol. 30, pp. 658-662, June 1983.
[22] K. Lee et al., "Physical understanding of low-field carrier mobility in silicon
MOSFET inversion layer," IEEE Transactions on Electron Devices, vol. 38,
pp. 1905-1912, April 1991.
[23] S.-W. Lee, "Extraction of mosfet carrier mobility characteristics and calibration

of a mobility model for numerical device simulation," Solid-State Electronics,
vol. 33, no. 6, pp. 719-726, 1990.
[24] H.-S. Wong, ""Universal" effective mobility of empirical local mobility models
for n- and p-channel silicon mosfets,'' Solid-State Electronics, vol. 36, no. 2,
pp. 179-188, 1993.
[25) I. Technology Modeling Associates, TMA MEDICI Two-Dimensional Device
Simulation Program. Technology Modeling Associates, Inc, 1994.
(26] S. Selberherr et al., "The evolution of the minimos mobility model,'' Solid-State
Electronics, vol. 33, no. 11, pp. 1425-1436, 1990.
[27] C. Lombardi et al., "A physical based mobility model for numerical simulation
of nonplanar devices,'' IEEE Transactions on Computer-Aided Design, vol. 7,
pp. 1164-1171, Noverber 1988.
[28) C. Canali et al., "Electron and hole drift velocity measurements in silicon and

their empirical relation to electric field and temperature," IEEE Trans. Electron
Devices, vol. ED-22, pp. 1045-1047, 1975.

89
[29) F. N. Trofimenkoff et al., "Field-dependent mobility analysis of the field-effect
transistor,'' Proc. IEEE, vol. 53, pp. 1765-1766, 1965.

[30] K. K. Thornber et al., "Relation of drift velocity to low-field mobility and
high-field asturation velocity," J. Appl. Phys, vol. 51, pp. 2127-2136, 1980.
(31] K.Yamaguchi, "Field-dependent mobility model for two-dimensionnal numerical analysis of mosfet's," IEEE Trans. Electron Devices, vol. ED-26, pp. 10681074, 1979.

